Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Contribute to GitLab
Sign in
Toggle navigation
V
vSPI
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
rasky
vSPI
Commits
fba24c05
Commit
fba24c05
authored
Mar 07, 2012
by
Mike Lyons
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fixed bug where switching states combinationally rather than using latched logic
parent
2ecfb943
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
2 deletions
+3
-2
spiifc.v
src/spi_base/spiifc.v
+3
-2
No files found.
src/spi_base/spiifc.v
View file @
fba24c05
...
@@ -132,8 +132,9 @@ end
...
@@ -132,8 +132,9 @@ end
always
@
(
*
)
begin
always
@
(
*
)
begin
if
(
Reset
||
packetStart
)
begin
if
(
Reset
||
packetStart
)
begin
state
<=
`STATE_GET_CMD
;
state
<=
`STATE_GET_CMD
;
end
else
if
(
state_reg
==
`STATE_GET_CMD
&&
rcByteValid
)
begin
// Handled in state_reg logic, should be latched, not immediate.
state
<=
rcByte
;
// end else if (state_reg == `STATE_GET_CMD && rcByteValid) begin
// state <= rcByte;
end
else
begin
end
else
begin
state
<=
state_reg
;
state
<=
state_reg
;
end
end
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment